Crosstalk Noise Control in Gridless General-area Routing
نویسندگان
چکیده
This paper presents a new pseudo pin assignment algorithm for crosstalk noise control in multi-layer gridless general area routing. It also tends to minimize the number of vias needed in detailed routing. Our approach consists of two steps: coarse pseudo pin assignment and detailed pseudo pin assignment. Coarse pseudo pin assignment uses the crosstalk noise constraints to estimate the spacing requirements for each pseudo pin and minimizes the number of vias. Detailed pseudo pin assignment determines the exact locations of pseudo pins with proper spacings to satisfy the crosstalk noise constraints.
منابع مشابه
Pseudopin Assignment with Crosstalk Noise Control - Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
This paper presents a new pseudopin assignment (PPA) algorithm with crosstalk noise control in multilayer gridless general-area routing. We propose a two-step approach that considers obstacles and minimizes the weighted sum of total wire length and the estimated number of vias under crosstalk noise constraints. We test our algorithms on a set of MCM examples and a set of standard-cell examples....
متن کاملDRAFT : IEEE TRANSACTIONS ON COMPUTER - AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS , 2001 1 Pseudo Pin Assignment with Crosstalk
| This paper presents a new pseudo pin assignment (PPA) algorithm with crosstalk noise control in multi-layer gridless general-area routing. We propose a two-step approach that considers obstacles and minimizes the weighted sum of total wire length and the estimated number of vias under crosstalk noise constraints. We test our algorithms on a set of MCM examples and a set of standard cell examp...
متن کاملYield Enhanced Routing for HighS-Performance VLSI Designs
It is widely recognized that interconnects will be the main bottleneck in enhancing the performance of future deep sub-micron VLSI designs. Interconnects do not "scale" well with decreasing feature sizes and therefore dominate the delays in the integrated circuit. In addition to RC delays, crosstalk noise also contributes significantly to the delays experienced by a signal. Interconnects are mo...
متن کاملKOAN / ANAGRAM 11 : New Tools for Device - Level Analog Placement and Routing
This paper describes KOAN and ANAGRAM 11, new tools for device-level analog placement and routing. A block place-and-route style from macrocell digital IC’s has recently emerged as a viable methodology for the automatic layout of custom analog cells. In this nuIcroceU style, parameterized module generators produce geometry for individual devices, a placer arranges these devices, and a router em...
متن کاملMinimizing Critical Area on Gridless Wire Ordering, Sizing and Spacing
Design for yield (DFY) problems have received increasing attention. Of particular concern in DFY problems is how to formulate and reduce a critical area for random defects. Arranging interconnects is recognized as an effective means of improving the sensitivity towards random defects. Previous works have demonstrated that random defects significantly influence interconnections and the effective...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1998